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Abstract - Recently there has been an increase in the use of model-based pre-
dictive control (MBPC) for power-electronic converters. Especially for flying-
capacitor multilevel converters (FCC) this offers an interesting possibility to
simultaneously control output current and the capacitor voltages. The compu-
tational burden however is very high and often restrictive for a good imple-
mentation. In this paper a time and resource efficient design methodology is
presented for the FPGA implementation of FCC MBPC. The control is fully
implemented in programmable digital logic. Due to a parallel processing for
the three converter phases and a fully pipelined calculation of the prediction
stage an area-time efficient implementation is realized. Furthermore, this is
achieved by using a high-level design tool. The implementation aspects for 3, 4
and 5-level FC inverters are discussed, with a focus on the 4-level case.
Keyword - MBPC, predictive control, FPGA implementation, flying-capacitor
inverters, programmable digital hardware
1 INTRODUCTION
Multilevel converters were developed to meet a grow-
ing need for higher power converters. The series
connection of switches allows a higher voltage han-
dling and thus higher power rating for these convert-
ers while the lower voltage switches have reduced
switching losses and can switch at a higher frequency.
These topologies furthermore can apply intermedi-
ate voltage levels resulting in an output voltage with
lower harmonic distortion. Due to several advan-
tages over other multilevel topologies, flying capac-
itor (FC) converters have attracted a lot of interest,
[1, 2]. The capacitor voltages of the FC converter
need to be regulated, either passively by using nat-
ural balancing or actively. It has been shown that
the passive control fails in certain circumstances, [2],
resulting in a trend towards active control. The si-
multaneous control of the FC inverter output current
and flying capacitor voltages is done preferably with
a true multivariable control. Furthermore the switch
state of the FC converter is inherently discrete. Fi-
nite set model based predictive controllers (MBPC)
are an interesting option in such a case. Recently
the use of MBPC for power converters has increased
tremendously [1, 2, 3, 4]. Although this increase was
enabled by the availability of high processing power,
design choices have to be made. Those choices and
their effect on the implementation in an FPGA, as
well as an area-time efficient design of MBPC are
presented in this paper.
2 MBPC FOR FC INVERTERS
The implementation aspects and design method
MBPC of for n-level converters with n = 3, 4, 5 are
discussed later on in this paper. The topology and
model-based predictive control are discussed here,
however only for the 3-level converter as this is the
least complicated case.
2.1 FLYING CAPACITOR INVERTER TOPOLOGY
The topology of a three-phase, three-level FC con-
verter is depicted in figure 1. It uses 2 pairs of
complementary controlled switches, (S1x, S1x) and
(S2x, S2x) per phase x, where x = a, b, c. These
switches make it possible to connect the flying capac-
itors C1x in series with the load (an RL series con-
nection). An overview of the possible switch states
and their resulting output voltage is given in table I.
When the upper switch of the switch pair i is closed,
Six is 1, otherwise Six is zero.
The series connection of the flying capacitor pro-
duces an intermediate output voltage. Because the
flying capacitor is connected in series with the load,
the voltage of the capacitor changes as the load cur-
rent flows through the capacitor. The voltage of the
flying capacitor C1 in a three-level converter should
always be kept at VDC/2. This choice provides opti-
mal voltage rating of the switches as this only has to
be VDC/2. Each phase has two switch states which
produce the intermediate output voltage. This makes
it possible to perform a correction of the capacitor
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I. Switch states and the corresponding output voltage.
# S1x S2x Vxn (if VCx = VDC/2)
1 0 0 −VDC/2
2 1 0 0
3 0 1 0
4 1 1 VDC/2
b
c
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Fig. 1. 3-level flying capacitor converter topology.
voltage for every possible current direction and thus
control the capacitor voltage. To avoid exposing the
power switches to voltage overstress during start-up
of the converter, a flying capacitor precharge tech-
nique should be applied. A self-precharge technique,
as discussed in [5], is preferable.
The number of levels is increased by 1 by adding a
pair of complementary controlled switches and a fly-
ing capacitor per phase.
2.2 MBPC ALGORITHM
The two control objectives for the model-based pre-
dictive control (MBPC) with multilevel converters
are the tracking of the reference current and the bal-
ancing of the flying capacitor voltages. To this end
the inputs for the MBPC algorithm are the reference
values and the measurements of phase currents and
flying capacitor voltages. The output of the algorithm
is one of the possible switch states of the converter.
As the switch state of the converter is maintained dur-
ing an entire sample period, the output belongs to a
finite set. The operation of the controller can be di-
vided in: estimation, prediction and optimization.
Estimation
The controller operates in discrete time with a fixed
sampling frequency. If a control ouput is applied at
time instant k, the effects on the system states can be
observed at time instant k + 1. During the time in-
terval [k, k + 1] the controller can no longer change
the outcome of the states at k + 1. Thus the control
algorithm starts with calculating the system states at
time instant k + 1 based on the system model, the
measurements (phase currents ikx with x = a, b, c and
the flying capacitor voltages vkcx) and asserted control
output (switch state Skix) at k.
The system model consists of the following expres-
sions for the converter output voltages:
vk+1xn = S
k
2xVDC − (Sk2x − Sk1x)vkcx (1)
vk+1on =
vk+1an + v
k+1
bn + v
k+1
cn
3
(2)
vk+1xo = v
k+1
xn + v
k+1
on (3)
where bold variables denote measurements or actual
states and the bus voltage VDC is assumed known or
measured. Also the output currents at k + 1 have to
be estimated. The expression for the current at k + 1
consists of the free response and forced response:
ik+1x = e
−∆RL ikx +
1− e−∆RL
R
vk+1xo (4)
In equation (4) R and L are the resistive and induc-
tive parts of the load respectively and ∆ is the update
period. The system model is finalized by the expres-
sions for the flying capacitor voltages at the end of
the kth sampling period (i.e. at k + 1). By using a
trapezoidal discretization the following expression
vk+1cx = v
k
cx +
∆
2C
(ikx + i
k+1
x )(S
k
2x − Sk1x) (5)
is obtained for a three-level converter, with C the ca-
pacitance of the flying capacitor.
Prediction
From k + 1 on the controller can use any possi-
ble output during each sampling period to bring the
controlled variables closer to their desired values.
The controller thus calculates all possible control se-
quences over the time span from k+1 to k+N2 based
on the estimations at k+ 1. The prediction model es-
sentially is the same as the estimation model, but the
equations are evaluated one sample period later (for
the first prediction step k and k + 1 are augmented
to k + 1 and k + 2 respectively). This results in the
following set of equations to be evaluated for all pos-
sible switch states, for i ∈ [1, N2 − 1]:
vk+i+1xn = S
k+i
2x VDC − (Sk+i2x − Sk+i1x )vk+icx (6)
vk+i+1on =
vk+i+1an + v
k+i+1
bn + v
k+i+1
cn
3
(7)
vk+i+1xo = v
k+i+1
xn + v
k+i+1
on (8)
ik+i+1x = e
−∆RL ik+ix +
1− e−∆RL
R
vk+i+1xo (9)
vk+i+1cx = v
k+i
cx +
∆
2C
(ik+ix + i
k+i+1
x )(S
k+i
2x − Sk+i1x )
(10)
As in the prediction phase all possible control actions
have to be evaluated, the outcomes ik+2x to i
k+N2
x and
vk+2cx to v
k+N2
cx of all possible switch state combina-
tions are calculated and used during optimization.
Optimization
Once these possible control sequences have been cal-
culated, the optimal sequence can be selected. The
optimal sequence amongst the possible sequences is
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found by evaluating all sequences in a cost function g
which expresses the deviation of the controlled vari-
ables from their desired values. The sequence with
minimal cost function is then selected and applied by
the controller at time instant k+1. At this time k+1,
the algorithm is started again, resulting in a so-called
receding horizon.
When using a quadratic cost function (other cost
functions can be used as well) the converter phase
cost function gkx can be defined as
gkx = Wk+2[(i
k+2
x,r − ik+2x )2
+Wvc(v
k+2
c,r − vk+2cx )2]
+...
+Wk+N2−1[(i
k+N2−1
x,r − ik+N2−1x )2
+Wvc(v
k+N2−1
c,r − vk+N2−1cx )2]
+Wk+N2 [(i
k+N2
x,r − ik+N2x )2
+Wvc(v
k+N2
c,r − vk+N2cx )2]. (11)
The weight factorWk+i expresses the relative impor-
tance of the error in update period k + i and Wvc
expresses the relative importance of an error in the
flying capacitor voltage compared to an error in the
output current. The weight factor values determine
the control performance. The total cost function gk
is the sum of the converter phase cost functions.
When the prediction horizon is chosen to be 1 time-
step, the converter phase cost function reduces to:
gkx = (i
k+2
x,r − ik+2x )2 +Wvc(vk+2c,r − vk+2cx )2 (12)
When the number of levels is increased by 1, which
means the introduction of an extra flying capacitor, an
additional term is added in (6), an equation similar
to (10) is added to the set and the cost function is
expanded with an extra weight factor and error term
for the control of the extra flying capacitor voltage.
3 SIMPLIFIED MODEL VERSUS MODEL WITH
COUPLED EQUATIONS FOR FCC MBPC
The full model (equations (1)-(10)) of the flying ca-
pacitor converter (FCC) shows that the switch state
of one phase influences the state variation in each
phase through the load star point (equations (7)-(8)).
As such the model for the three phases is fully cou-
pled and for an m-phase, n-level converter 2m(n−1)
switch combinations have to be evaluated in the pre-
diction step. To reduce the computational burden the
model can be simplified when the interaction of the
three phases through the load star point is ignored
(assuming von = 0 in (8)), as is done in [1]. With this
assumption the three phases are completely decou-
pled and only 2n−1 switch combinations have to be
evaluated for each phase. With each phase cost func-
tion considered separately, this uncouples the switch-
ing decisions in the three phases. In order to asses
whether this model simplification is desired, the im-
pact on computational burden and control quality has
to be evaluated.
3.1 COMPUTATIONAL DEMANDS
In table II the number of prediction equation sets (the
number of switch states to evaluate) are shown both
for the coupled and uncoupled case, for n = 3, 4, 5.
The comparison is made for two prediction steps as
well, where the effect of the model simplification is
very obvious. Clearly the benefits in computational
demands are large, especially for higher n and higher
prediction horizons (N2).
II. Number of prediction equation sets
n N2 − 1 Coupled Uncoupled
3 1 64 4
3 2 4096 16
4 1 512 8
4 2 262144 64
5 1 4096 16
5 2 16777216 256
3.2 CONTROL QUALITY DIFFERENCE
In [4] the effect of neglecting the star point voltage
was investigated for a 3-level FCC. In figure 2 the
mean square error (MSE) of the output current and
capacitor voltage as well as the total error as a func-
tion of Wvc are shown, both for the coupled and un-
coupled case. Clearly a very low weight factor results
in good current control quality but poorer FC control
quality. The reverse is true for extremely large Wvc.
A controller based on the full model outperforms a
controller using the simplified model and has a much
broader range of good values for Wvc (i.e. a range
where both current and voltage errors are low). As
such it is, despite the computational advantages, not
advisable to use the simplified model.
The expansion of the prediction horizon is also con-
sidered in [4]. It is shown that the combination of
the simplified model and higher prediction horizons
leads to a serious deterioration in the control quality.
For the full model, the expansion of the prediction
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Fig. 2. Comparison of the control quality with sim-
plified and full model for the current (top), capacitor
voltage (middle) and the sum of both errors (bottom).
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horizon can only be advisable if the cost function is
expanded with control objectives other than current
and voltage (e.g. related to EMC aspects of the con-
verter). If no other objectives are added, there is a
strong increase in calculations without control qual-
ity improvement.
3.3 SELECTED SCHEMES TO IMPLEMENT
As a result from the control quality analysis the most
suitable candidate to implement is the full model
(coupled case) with a prediction horizon of 1 update
period. This means that between 64 (n = 3) and 4096
(n = 5) switch combinations have to be evaluated in
the prediction phase. The prediction phase consists of
the evaluation of the equations (6)-(10). In table III
the number of calculations per switch combination
evaluation (prediction and cost function) is shown,
the operations are also listed by type. Clearly the ex-
ecution of the prediction and optimization stage is a
large computational burden, with a number of opera-
tions between 46 (n = 3) and 84 (n = 5) to evaluate
for each switch state. The case of n = 5 has besides a
considerably higher number of operations also much
more switch states to evaluate. To compare the total
computational burden, the last line of table III gives
the total number of operations to be executed during
the prediction and optimization phase.
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III. Number of operations in the prediction and opti-
mization step for each switch state possibility
n = 3 n = 4 n = 5
addition 13 16 19
subtraction 15 24 33
constant mult. 11 14 17
multiplication 7 11 15
total per switch state 46 65 84
total all switch states 2944 33280 344064
The large number of calculations to perform clearly
can be prohibitive for an implementation with reason-
able update period on microcontrollers or DSPs, but
with a proper design methodology it is very feasible
on FPGA as discussed in the following section.
4 FPGA IMPLEMENTATION METHODOLOGY
During the implementation process of the coupled
case MBPC for FCCs with n = 3, 4, 5 in the FPGA
the aim is on the following goals:
• Obtained speed: to achieve an acceptable con-
trol quality, high update frequencies (short algo-
rithm cycle times) are required. Here we use a
20 kHz update frequency (50µs cycle time).
• Used resources: in FPGAs the speed can be in-
creased by paralleling processes, however the
required resources (FPGA slices, multipliers)
have to be available.
• Re-usability: a proper modular design allows
for the re-use and straightforward adaptation of
function blocks when increasing n.
• High-level configuration: to easily and quickly
configure different versions for research.
The high-level configuration was done with the Sys-
tem Generator toolbox for Simulink/Matlab from
Xilinx. It provides an environment to graphically
build up the desired functionality in Simulink and to
generate the FPGA bitstream, but allows also for the
inclusion of low level VHDL code (e.g. for ADC-
communication over SPI). Furthermore a modular
build-up of the configuration comes naturally in this
environment. In the FPGA implementation the op-
erations are grouped in: estimation, prediction and
optimization. This is shown in figure 3, where the
entire block diagram is given. The other blocks
are: measurements (for the ADC communication
and scaling), reference generation (sinusoidal current
reference and setpoint for capacitor voltages) and
output (switch signal update and switch dead-time).
MEASUREMENTS ESTIMATION PREDICTION OPTIMIZATION OUTPUT 
GATE SIGNALS
ENABLE
COUNTER 
USER
INPUT 
ADC control
scaling
minimize
insert dead time
REFERENCE
GENERATION
asserted switch state
switch state
Wvc
vc vc vc
iii
g
iref vc,ref
vc
i k + 1→ k + 2k → k + 1
vc
i
Fig. 3. Block scheme of MBPC with the constituting functions
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Within each block signal latency is provided for cor-
rect timing of each operation. However each block
is enabled separately, based on a central counter, as
such the blocks are decoupled and reusable in other
designs. This modular design makes the implementa-
tion very scalable to higher level FCCs, starting from
n = 3 and expanding to n = 4 and n = 5.
As mentioned before the prediction and optimization
blocks form the largest computational burden. As
such the prediction and optimization are the main
core of the implementation and need to be well de-
signed, keeping calculation time and resources in
check. This is done by exploiting the FPGA advan-
tages. To improve speed the calculations are done in
parallel for the three phases. Also the calculations
for the cost function terms are done in parallel. The
total latency to perform the calculations in the predic-
tion phase in our design is 21 clock cycles. However
paralleling the calculations for all switch combina-
tions will not be possible, due to the limited FPGA
resources, nor desirable. Thus, to find a good balance
between speed and resources, the prediction block
needs to calculate the results for all switch combi-
nations sequentially. If for n = 4 the evaluation
of the 512 switch combinations is performed with a
calculation time of 21 clock cycles, the total calcula-
tion time would amount to 10752 clock cycles. This
makes short cycle times impossible. For all switch
combinations however the same equations need to be
evaluated which allows, if a proper timing of the pre-
diction block is provided, for a pipelined execution
of the evaluation of all switch combinations. During
the start-up phase of the pipeline no results are avail-
able at the output yet but a new switch state is fed into
the pipeline at each clock cycle. During the steady-
state of the pipeline a new switch state is fed into
the pipeline and the results of the switch state loaded
21 clock cycles earlier becomes available at the out-
put, for each clock cycle. During the last phase no
new switch states are fed into the pipeline but a new
result is still produced until the pipeline is ’empty’.
With this fully pipelined prediction block all predic-
tion equations for n = 4 take only 512+21=533 clock
cycles. The optimization block is also fully pipelined
and has a calculation latency of 2 clock cycles. This
means that all prediction and optimization calcula-
tions are performed in 535 clock cycles for n = 4
(84 for n = 3 and 4120 for n = 5). Due to the
fully pipelined design, scaling the prediction block
to higher levels is easily done by duplicating the cal-
culations for the flying capacitor and increasing the
counter generating the switch combinations.
5 DESIGN RESULTS: 4-LEVEL FCC MBPC
The FC converter is controlled with an Xilinx
VirtexII-Pro FPGA (XUPV2P-30), clocked at 100
MHz. With a clock frequency of 100 MHz and an
update period of 20 kHz there are 5000 clock cycles
per update period. Figure 4 shows the timing dia-
50k k + 1
test tpred
topt tout
µs
500 12
533
514
2
tm+r
5000 clock cycles
tpred+opt
Fig. 4. Timing of 4-level FCC MBPC
IV. Timing for the 4-level FCC MBPC
clk cycles time (µs) % cycle time
tm+r 500 5.00 10.00%
test 12 0.12 0.24%
tpred+opt 535 5.35 10.70%
tout 2 0.02 0.04%
total 1049 10.49 20.98 %
gram for the implemented 4-level FCC MBPC. The
independent enabling can be seen. The values for the
time intervals are given in table IV. The time needed
for the measurements and reference generation tm+r
is 5 µs, although the ADCs allow a reduction to 1
µs. The time needed for the estimation test and out-
put generation tout is very small. Clearly the predic-
tion and optimization phases use the most time (note
however that the estimation and prediction phases use
comparable amounts of resources). The time needed
to calculate all 512 possible results tpred and their
cost function topt is only 535 clock cycles (5.35 µs),
thus achieving about 6220 MOPS for the prediction
core. Clearly the obtained speed is more than suffi-
cient: only 21% of the cycle time is actually needed.
This is mainly due to the parallel, pipelined predic-
tion and optimization stage.
In table V the used resources of the XUPV2P-30
are given. Only a fraction of the available resources
are used. Even much cheaper FPGAs, such as the
Spartan-3E-1200, can be used to implement this con-
trol (especially because System Generator allows to
trade off between slices and multipliers). From the
values for n = 4 it is clear that both time and re-
source constraints also allow the implementation of
the n = 5 case. By using this design with the parallel
and pipelined prediction core, actually a number of
options are possible with either a higher level FCC or
larger prediction horizon.
V. FPGA utilization for the 4-level FCC MBPC
used/available % used
Slices 5952/13696 43%
18x18 mults 38/136 27%
PowerPC 0/2 0%
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6 EXPERIMENTAL RESULTS
The setup is a four-level flying capacitor converter
constructed from in-house, half-bridge power elec-
tronic building blocks (PEBBs) as discussed in [6].
Each phase is equipped with a LEM LTS-25-NP cur-
rent sensor to measure the output current. The appro-
priate signal conditioning and a 12bit ADC (National
Semiconductor ADCS7476MSPS) provide a digiti-
zation on the PEBB. The flying capacitor voltages are
measured in each phase leg with an instrumentation
amplifier circuit and also digitized on the PEBB. The
measured output currents and flying capacitor volt-
ages are digitally transmitted to the FPGA, as such
high resolution measurements are obtained. In the
design of (FC) converters for model predictive con-
trol schemes the measurement quality is very impor-
tant as it directly influences the obtained control qual-
ity. In certain applications it is desirable to avoid
the measurements of the flying capacitor voltages and
use an observer, [7].
In figure 5 a measurement is shown for the coupled
control with N2 = 2 for a 4-level FCC. The output
current reference is a 50Hz sine with 2A peak value
and the flying capacitor voltage references are chosen
according a classical 3:2:1 ratio to the bus voltage
VDC . Clearly both the current and FC voltages are
controlled close to their references. As the weight
factor Wvc1 = 10 is larger than the weight factor
Wvc2 = 2.16, vc1 stays closer to its reference.
7 CONCLUSIONS
In this paper a high level FPGA configuration design
methodology for the model-based predictive control
of flying-capacitor converters is discussed. Attention
is paid to achieve high efficiency in time and resource
utilization. By paralleling parts of the calculations
and fully pipelining the prediction and optimization
stages an area-time efficient design is obtained that is
straightforward to scale to other numbers of levels or
prediction horizons.
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